Register-Transfer Level Hardware Description with SystemC:Synthesizable Subset for SystemC

By -
Synthesizable Subset for SystemC

All examples (except the testbenches) presented in the previous section have direct hardware correspondence and therefore they can be manually synthesized to actual hardware. Since an RTL model is usually used as an input of a synthesis tool, there are constraints that must be followed when designing at this level. Therefore, the term “nonsynthesizable design” does not imply that there is no way to convert that design to a corresponding hardware. Rather, it denotes that the design conversion is not supported by most of the existing tools, or it is very complex to be performed automatically.

In May 2001, Synopsys released a subset for synthesizable SystemC. Many CAD tools dealing with RTL SystemC rely on this subset. However, with minor revisions, a number of its constructs that are

Register-Transfer Level Hardware Description with SystemC-0349

defined as nonsynthesizable can be used in special cases for automatic synthesis. In the following section, a list of constructs that can or cannot be used in a synthesizable design is shown. For more details, the reader can refer to Ref. [3].

Nonsynthesizable SystemC Constructs

The following constructs in SystemC are not supported for RTL synthesis:

• SC_THREAD and SC_CTHREAD: SC_THREAD and SC_CTHREAD are not synthesizable since they can contain wait functions. In the previous section, most of the threads and clocked threads used in examples can be easily converted to a method (SC_METHOD), which is synthesizable.

• sc_main: it can be used only as a testbench, not a part of the design.

• sc_start

• Global and local watchings

• Tracing: creating waveforms and trace files only can be performed in testbenches.

In addition, there are several C/C++ constructs that cannot be used in a synthesizable RTL design in SystemC. The major C/C++ constructs that are not supported are:

• Local and nested class declarations

• Derived classes: the only supported classes are SystemC modules and processes

• Dynamic memory allocation

• Exception handling

• Recursive functions

• Function and operator overloading: the only exception is the classes overloaded by SystemC

• virtual functions

• Inheritance and multiple-inheritance

• public, protected, private, and friend keywords are ignored during synthesis process. All the members of a class become public

• -> operator: the only exception is in module instantiation

• Static members

• * and & operators for dereferencing

• Commas in for-loops

• Pointers: the pointers are only allowed in the instantiation part of the hierarchical modules

• User-defined template classes

• Run-time type castings and type identifications

• goto statement

• unions

• Global variables

• Member variables shared by two or more processes

• volatile variables

Nonsynthesizable Data Types

The following list shows the data types which are not supported for RTL synthesis:

• Floating-point types

• Fixed-point types (e.g., sc_fix)

• Access types (e.g., pointers)

• File types and IO streams

Except the above list, other types of SystemC and C/C++ are synthesizable.

Comments

Post a Comment

Popular posts from this blog

Square wave oscillators and Op-amp square wave oscillator.

By -
Image
Square wave oscillators If Fourier analysis is performed on a square wave it is found that the waveform is composed of many harmonics of the fundamental frequency. This rich harmonic content makes the square wave particularly useful as a quick test of amplifier performance. Examples of possible results are shown. The simplest way to produce a square wave is to make a sine wave oscillator in one of the ways described earlier, then feed the output to some form of squaring circuit such as a Schmitt trigger. This is the method adopted in most commercial sine/square wave generators. There are, however, several circuits for square wave oscillators and a description of the most common follows. Multivibrator Technically the multivibrator is a relaxation oscillator, working on the charging of a capacitor through a resistor. If a negative edge is applied to the circuit in (a), transistor TR 1 turns off the for time taken for the base voltage to return to 0 V. If the voltage step is
Read more

Adders:Carry Look-Ahead Adder.

By -
Image
Carry Look-Ahead Adder As previously stated, the carry, c i +1, produced at the i -th position is calculated as c i +1 = x i · y i ∨ c i ·( x i ⊕ y i ). This means that a carry is generated if both x i and y i are 1, or an incoming carry is propagated if one of x i and y i is 1 and the other is 0. Therefore, letting g i denote x i y i , we have c i +1 = g i ∨ c i p i , where p i = x i ⊕ y i . Here, g i is the formula for the carry generation condition at the i -th position, i.e., when g i is 1, a carry is generated at this position. Substituting g i –1 ∨ p i –1 c i –1 for c i , we get A carry look-ahead adder can be realized according to this expression, as illustrated in Figure 41.10 for the case of four bits [21]. According to this expression, c i +1’s are calculated at all positions in parallel. It is hard to realize an n -bit carry look-ahead adder precisely according to this expression, unless n is small, because maximum fan-in and fan-out restriction is violated at higher
Read more

Timing Description Languages:SDF

By -
Image
SDF Standard Delay Format (SDF) is an ASCII format used to convey timing information between EDA tools. SDF was first developed by Cadence in 1990. Open Verilog International (OVI) approved SDF version 2 in 1993 and SDF version 2.1 and 3 in the following years. Improving SDF version 3 features, resulted in IEEE Standard 1497 [1]. Role of SDF in Design Process SDF can be used in different levels of a design process to annotate timing specifications, including timing data and constraints. Timing constraints are used during the forward-annotation process while timing data are applied during the back-annotation process. Forward-annotation process deals with porting timing constraints to synthesis, floorplanner, layout, and routing tools to meet the required constraints. During the design process, timing data can be back-annotated to analysis tools (including simulators, static timing analysis tools, etc.) to provide more accurate timing representations. SDF Structure An SDF f
Read more