HDL-Based Tools and Environments:Test Tools

By -
Test Tools

Test tools used in design flow are divided into the following categories:

• Fault simulator: A fault simulator is a simulator that is capable to simulate a circuit in presence of faults. Because of the lack of fault model in the higher levels of abstractions, fault simulation is usually performed at the gate level. Fault simulation is normally done for the development of manufacturing tests, i.e., testing the manufacturing defects. A fault simulator receives the circuit gate-list and a set of test vectors and finds the fault coverage of a test vector. There are differentimplementations for fault simulators, such as serial fault simulation, parallel fault simulation, deductive fault simulation, and concurrent fault simulation.

• Automatic test-pattern generator (ATPG): ATPG is a program used to generate test patterns to test a circuit. An ATPG usually operates in conjunction with a fault generator program that creates the minimal collapsed fault list. There are many features that are important in test generation, including the cost of test generation, the quality of the generated tests, and also the cost of applying tests. Several implementations of ATPGs are exhaustive test generation, random test generation, and path-sensitized test generation.

• Test advisor: This program usually performs a testability analysis on the circuit being designed and based on this analysis, proposes testability techniques to increase the testability of the circuit. There are several types of the test advisor program including programs used to select scan register and programs used to insert a BIST architecture in the design. These tools are usually used in conjunction with synthesis tools.

Comments

Post a Comment

Popular posts from this blog

Square wave oscillators and Op-amp square wave oscillator.

By -
Image
Square wave oscillators If Fourier analysis is performed on a square wave it is found that the waveform is composed of many harmonics of the fundamental frequency. This rich harmonic content makes the square wave particularly useful as a quick test of amplifier performance. Examples of possible results are shown. The simplest way to produce a square wave is to make a sine wave oscillator in one of the ways described earlier, then feed the output to some form of squaring circuit such as a Schmitt trigger. This is the method adopted in most commercial sine/square wave generators. There are, however, several circuits for square wave oscillators and a description of the most common follows. Multivibrator Technically the multivibrator is a relaxation oscillator, working on the charging of a capacitor through a resistor. If a negative edge is applied to the circuit in (a), transistor TR 1 turns off the for time taken for the base voltage to return to 0 V. If the voltage step is...
Read more

Adders:Carry Look-Ahead Adder.

By -
Image
Carry Look-Ahead Adder As previously stated, the carry, c i +1, produced at the i -th position is calculated as c i +1 = x i · y i ∨ c i ·( x i ⊕ y i ). This means that a carry is generated if both x i and y i are 1, or an incoming carry is propagated if one of x i and y i is 1 and the other is 0. Therefore, letting g i denote x i y i , we have c i +1 = g i ∨ c i p i , where p i = x i ⊕ y i . Here, g i is the formula for the carry generation condition at the i -th position, i.e., when g i is 1, a carry is generated at this position. Substituting g i –1 ∨ p i –1 c i –1 for c i , we get A carry look-ahead adder can be realized according to this expression, as illustrated in Figure 41.10 for the case of four bits [21]. According to this expression, c i +1’s are calculated at all positions in parallel. It is hard to realize an n -bit carry look-ahead adder precisely according to this expression, unless n is small, because maximum fan-in and fan-out restriction is violated at higher...
Read more