Flash Memories:Evolution of Flash Memory Technology.

By -
Evolution of Flash Memory Technology

In this section, as in Table 54.3, the development of device structures, process technology, and array architectures for Flash memory are listed by date. The burgeoning development in Flash memory devices reveals a prospective future.

Flash Memories-0636Flash Memories-0637

Comments

Post a Comment

Popular posts from this blog

SRAM:Decoder and Word-Line Decoding Circuit [10–13].

By -
Image
Decoder and Word-Line Decoding Circuit [10–13] Two kinds of decoders are used in SRAM: the row decoder and the column decoder. Row decoders are needed to select one row of word-lines out of a set of rows in the array. A fast decoder can be implemented by using AND/NAND and OR/NOR gates. Figure 52.7 shows the schematic diagrams of static and dynamic AND gate decoders. The static NAND-type structure is chosen due to its low power consumption, that is, only the decoded row transitions. The dynamic structure is chosen due to its speed and power improvement over conventional static NAND gates. From a low-voltage operation standpoint, a dynamic NOR-base decoding would provide lower delay times through the decoder due to the limited amount of stacking of devices. Figure 52.8 shows circuit diagrams of dynamic NOR gates. The dynamic CMOS gate as shown in Figure 52.8(a) consists of input- NMOSs whose drain nodes are precharged to a high level by a PMOS when a clock signal Φ is at a low lev...
Read more

Architecture:Instruction Set Architecture

By -
Image
Instruction Set Architecture There are several elements that characterize an instruction set architecture, word size, instruction encoding, and architecture style. Word Size Programs often differ in the size of data they prefer to manipulate. Word processing programs operate on 8- or 16-bit data that correspond to characters in text documents. Many applications require 32-bit integer data to avoid frequent overflow in arithmetic calculation. Scientific computation often require 64-bit floating-point data to achieve desired accuracy. Operating systems and data bases may require 64-bit integer data to represent a very large name space with integers. As a result, the processors are usually designed to access data of a variety of sizes from memory systems. This is a well-known source of complexity in microprocessor design. The endian convention specifies the numbering of bytes within a memory word. In the little endian convention, the least significant byte in a word is numbered byte 0....
Read more

Architecture and Design Flow Optimizations for Power-Aware FPGAs:Low-Power Circuit Techniques.

By -
Image
Low-Power Circuit Techniques Now let us look at some circuit techniques for reducing power in FPGAs. An obvious approach would be to resize all transistors for optimal power. Since this approach applies equally well to any integrated circuit, we do not discuss this further. Instead, in this section, we describe some of the techniques proposed specifically for FPGAs. One technique to reduce dynamic power consumption in the routing is to use a low-swing interconnect circuit, which uses a lower voltage in the routing fabric. A drawback of most conventional low-swing techniques is the slow speed of the receiver circuit, and the short-circuit current at the receiver end. George et al. [7] mitigated this problem by employing cascode circuitry and differential circuits at the receiver (see Figure 20.6). They assumed pass-transistor switches in the switch blocks, and modified the drivers and receivers for connections with the CLB output and input pins, respectively. This low-swing circuit re...
Read more