Common transistor and diode data

By -

Common transistor and diode data

Zener diodes

BZYSSC series

Tolerance:± 5% Maximum dissipation: 500 mW

Rangevalues:2.7V;3V;3.3V;3.6V;3.9V;4.3V;4.7V;5.1V;5.6V;

.2V;6.8V;7.5V;8.2V;9.1V;IOV;llV;12V;13V;15V;16V;18V;20V;22V;24V;27V;30V

BZX 85 series

Tolerance: ± 5% Maximum dissipation: 1.3 W

Range values: 2.7V;3.0V;3.3V;3.6V;3.9V;4.3V;4.7V;5.1 V;5.6V; 6.2V;6.8V

BZX 61 series

Tolerance: ± 5% Maximum dissipation: 1.3 W

Range values: 4.7V;5.1 V;5.6V;6.2V;6.8V;7.5V;8.2V;9.1 V;10V; 11V; 12V;13V;15V;16V;18V;20V;22V;24V;27V;30V;33V;36V; 39V;43V;47V;51V;56V;62V;68V;75V

IN5333 series

Tolerance:± 5% Maximum dissipation: 5 W

Range values: 3.3V ;3.9V;4.7V;5.6V;6.8V;8.2V;9.1V; IOV; 12V;15V;24V

Bridge rectifier encapsulations

image

Common transistor and diode data

Rectifiers/diodes

image

Common transistor and diode data

Diodes

image

Use

Transient protected (controlled avalanche)

General purpose rectifier

Automobile heavy duty

General purpose rectifier

General purpose rectifier

General purpose rectifier

General purpose rectifier

General purpose rectifier

General purpose rectifier

General purpose rectifier

General purpose rectifier

General purpose rectifier

Transient protected (controlled avalanche)

Transient protected (controlled avalanche)

Transient protected (controlled avalanche)

Transient protected (controlled avalanche)

General purpose stud mount

General purpose stud mount

image

Voltage regulator data

image

Transistor and diode encapsulations

image

Voltage regulator encapsulations

image

image

image

Comments

Post a Comment

Popular posts from this blog

Square wave oscillators and Op-amp square wave oscillator.

By -
Image
Square wave oscillators If Fourier analysis is performed on a square wave it is found that the waveform is composed of many harmonics of the fundamental frequency. This rich harmonic content makes the square wave particularly useful as a quick test of amplifier performance. Examples of possible results are shown. The simplest way to produce a square wave is to make a sine wave oscillator in one of the ways described earlier, then feed the output to some form of squaring circuit such as a Schmitt trigger. This is the method adopted in most commercial sine/square wave generators. There are, however, several circuits for square wave oscillators and a description of the most common follows. Multivibrator Technically the multivibrator is a relaxation oscillator, working on the charging of a capacitor through a resistor. If a negative edge is applied to the circuit in (a), transistor TR 1 turns off the for time taken for the base voltage to return to 0 V. If the voltage step is
Read more

Adders:Carry Look-Ahead Adder.

By -
Image
Carry Look-Ahead Adder As previously stated, the carry, c i +1, produced at the i -th position is calculated as c i +1 = x i · y i ∨ c i ·( x i ⊕ y i ). This means that a carry is generated if both x i and y i are 1, or an incoming carry is propagated if one of x i and y i is 1 and the other is 0. Therefore, letting g i denote x i y i , we have c i +1 = g i ∨ c i p i , where p i = x i ⊕ y i . Here, g i is the formula for the carry generation condition at the i -th position, i.e., when g i is 1, a carry is generated at this position. Substituting g i –1 ∨ p i –1 c i –1 for c i , we get A carry look-ahead adder can be realized according to this expression, as illustrated in Figure 41.10 for the case of four bits [21]. According to this expression, c i +1’s are calculated at all positions in parallel. It is hard to realize an n -bit carry look-ahead adder precisely according to this expression, unless n is small, because maximum fan-in and fan-out restriction is violated at higher
Read more

Timing Description Languages:SDF

By -
Image
SDF Standard Delay Format (SDF) is an ASCII format used to convey timing information between EDA tools. SDF was first developed by Cadence in 1990. Open Verilog International (OVI) approved SDF version 2 in 1993 and SDF version 2.1 and 3 in the following years. Improving SDF version 3 features, resulted in IEEE Standard 1497 [1]. Role of SDF in Design Process SDF can be used in different levels of a design process to annotate timing specifications, including timing data and constraints. Timing constraints are used during the forward-annotation process while timing data are applied during the back-annotation process. Forward-annotation process deals with porting timing constraints to synthesis, floorplanner, layout, and routing tools to meet the required constraints. During the design process, timing data can be back-annotated to analysis tools (including simulators, static timing analysis tools, etc.) to provide more accurate timing representations. SDF Structure An SDF f
Read more